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Abstract: A dual GTO current source converter 
topology with sinusoidal inputs is proposed for high 
power applications. The sinusoidal input current is 
realized by using PWM techniques to eliminate 11th and 
13th harmonics and a transformer to cancel Sth, 7th, 17th 
and 19th harmonics. Three switching patterns are 
proposed with a switching frequency of 360Hz or 420Hz. 
The combination of these switching patterns provides a 
full range control over the dc output current. Resonant 
modes of the proposed system are identified and the 
criterion for the line capacitor design is provided. 
Simulation and experimental results are given to verify 
the theoretical analysis. 
I. Introduction 
In high power (up to 10,000hp) ac motor drivcs using 
GTO current source inverter technology, SCR rectifiers are 
often used as a front end converter[ 1,2]. The SCR rectifier 
has the features of simple structure, reliable operation and 
bidirectional power flow. However, it injects harmonic 
currents into the power systems and its power factor is poor 
under light load conditions. A possible solution to these 
problems is to replace the SCR rectifier with a GTO PWM 
current source converter[3]. Figure 1 shows a simplified 
circuit diagram of a GTO ac/dc current source converter 
which can be used to replace SCR rectifier in high power 
induction motor drivers. Typically, the GTO devices are 
rcquired to be connected in series in medium voltage (4160V 
to 6900V) applications. 
For the design of high power GTO current source 
converter, one of the most important issues is the switching 
frequency, which should be kept as low as possible to 
minimize GTO switching and snubber power loss. This 
requirement is also imposed by the switching characteristics 
of high power GTO devices[4,5]. 
In order to minimize the switching frequency while keep 
input current close to sinusoidal, a novel GTO current source 
Load 
Fig.1 Circuit diagram of a high power GTO current 
source converter 
Fig. 2 A dual GTO PWM current source converter 
configuration 
converter topology as shown in Fig. 2 is proposed. This 
topology is composed of two identical converters and an 
isolation transformer. The transformer is used to cancel 
certain harmonics produced by the converters. The other low 
order harmonics that cannot be cancelled by the transformer 
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are eliminated by PWM switching patterns. Compared with 
the single converter topology, the proposed dual converter 
has the following potential features: 
Sinusoidal input current. The transformer is used to 
cancel 5th, 7th, 17th and 19th harmonic currents while 
the PWM technique is employed to eliminate 1 lth and 
13th harmonics. As a result, the input line current Is 
does not contain any harmonics whose order is lower 
than 23rd. The other high order harmonics can be easily 
filtered out by the line capacitor; 
w Low switching frequency. As mentioned above, only 
11 th and 13th harmonics are required to be eliminated 
by the PWM pattern. Therefore, the lowest switching 
frequency for the proposed topology could be 360Hz. 
For the single converter to eliminate all the harmonics 
with the order lower than 23rd, the minimum switching 
frequency is 840Hz, which is too high to be implemented 
for high power applications; and 
Reliable operation for high voltage applications. No 
GTO devices are connected in series in the proposed 
topology. The dynamdsteady-state voltage sharing 
problem for the series devices in a single converter 
topology is completely avoided. The number of GTO 
devices for the dual converter topology mains the same 
as that for the single converter topology. For example, 
in a drive system with a supply voltage of 4160V, 
twelve 6000V GTO devices are required for both single 
and dual converter topologies. This concept can be 
easily used to develop a triple converter topology for 
higher voltage applications. 
Compared with the single converter, the proposed 
topology requires a .transformer, which may not be 
considered as a disadvantage. For example, in retrofit or new 
applications where a standard (off-the-shelf ) ac motor is 
used, an isolation transformer between the utility supply and 
front-end converter is indispensable to eliminate excessive 
line-to-ground and neutral-to-ground voltage stress generated 
by the current source drives[6]. The transformer used in the 
dual converter topology serves the same purpose in addition 
to the harmonic cancellation. Therefore, the proposed 
topology is particularly suitable for this type of applications. 
Gatting- 
11. Harmonic Cancellation 
It is assumed that two sets of the transformer secondary 
windings are connected with a 30" phase shift. It can be 
proved that regardless of the current waveforms in the 
secondary windings, the 5th, 7th, 17th, 19th, 27th and 29th 
harmonic currents in these windings will be cancelled and do 
not appear in the primary windings. 
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Fig. 3 Three proposed switching pattern 
111. Switching Patterns 
The basic requirements for the design of switching 
patterns for the proposed topology are as follows: 
To eliminate 1 lth and 13th harmonics; 
= To provide an adjustable dc current over a full range by 
adjusting modulation index; 
To minimize switching frequency. 
Besides these requirements, the switching pattern design 
must satisfy a constraint, that is, only one switching device in 
the upper legs of the converter and one in the lower legs can 
be turned on at any time to guarantee a continuous dc output 
current and a defined converter input current. 
Figure 3 shows three switching patterns developed for 
the dual converter topology. Pattern A and B have a 
switching frequency of 360HZ, which is the lowest possible 
frequency to satisfy the first two requirements. Pattern C has 
a switching frequency of 420Hz. Figure 4 illustrates the 
calculated switching angles for the Switching Patterns A and 
B,  which can be used in a modulation index range of 0.02 to 
0.857 and 0.84 to 1.085, respectively. As shown in Fig. 4, 
some of the angles will approach to a same value when the 
modulation index increases from zero to 0.857 ( e.g., a, and 
aIo ) or decreases for 1.085 to 0.84 ( such as p, and p, ). 
When these angles are merged, the 1 lth and 13th harmonics 
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Modulation Index 
Fig. 4 Switching angles vs. modulation index 
are no longer eliminated. Therefore, Pattern A and B can be 
combined to provide an adjustable dc current over a full 
range of modulation index, which is defined as 
where I,,, is the fundamental component of the converter 
input current and Id is the dc output current. Figure 5 shows 
the harmonic contents in the converter input current 
generated by Pattern A and B. Although these switching 
patterns can satisfy all the requirements, the 7th and 17th 
harmonic currents produced by Pattern B are relatively high, 
which may increase energy loss in the transformer secondary 
winding. 
Figure 6 illustrates the harmonic content associated with 
Pattern A and C. Obviously, a better harmonic profile is 
achieved for Pattern B at the expense of increased switching 
frequency. Furthermore, the magnitude of harmonic currents 
changes with the modulation index smoothly, especially 
during the transit between the two patterns. Therefore, for 
the high power converters where a switching frequency of 
420Hz can be implemented, the combination of Pattern A and 
C is recommended. 
IV. Resonant Modes and Capacitor Design 
The filter capacitor and transformer inductances 
constitute the system resonant modes. Figure 7 shows the 
equivalent circuit for resonant mode analysis. The system 
admittance seen by the converter can be expressed as 
Fig. 5 Harmonic contents of combined PWM Pattern A 
and B 
Modulation Index 
Fig. 6 Harmonic contents of combined PWM Pattern A 
and C 
1 Y(s)  =sc+ 
1 
SL2 + 1 
1 sc 
The zeros of the admittance Y(s) 
(2) 
represent the parallel 
resonant modes. The frequencies of these resonant modes 
can be calculated by 
1 
0, = 
d T  (3) 
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and L, = ( 1 + K )  L2 (8) 
1 o2 = 
d m  (4) 
The first resonant mode is associated with the 
transformer secondary leakage inductance only. This 
resonance may be excited by the harmonics in the converter 
input current Z,. Since the 1 l th and 13th harmonic currents 
in Zw are eliminated, the frequency of this resonant mode may 
be set to 
o, = 11 - 13 per  unit. 
Assuming the secondary leakage inductance L2 is 0.05 per 
unit, the capacitor size can be determined by 
1 C = - = 0.12 - 0.17 pu.  
0: L2 
This equation also indicates that the capacitor size could 
be reduced by increasing the transformer secondary leakage 
inductance, which can be achieved by transformer design. 
The transformer winding can be arranged in such a way that 
some of the primary leakage inductance can be moved to the 
secondary without increasing the cost of the transformer. 
The second resonant mode is dominated by the total 
inductance L, on the transformer primary side including the 
inductance of the utility supply. Assuming L,  = 0.15 per 
unit, the resonant frequency is 
(6) ~4 .1 -4 .9  p u  
1 o2 = 
{- 
Since the current in primary winding does not contain any 
harmonics lower than 23rd, this resonance will not be 
excited. 
The resonant frequencies given in Equations (3) and (4) 
are derived under the assumption that the equivalent Y- and 
A-connected secondary leakage inductances (refer to Fig. 7 )  
have the same value. Generally, a transformer designer can 
easily make these inductances equal. However, in 
manufacturing, a few percentage of discrepancy may occur. 
In what follows, the effect of such a discrepancy on the 
resonant frequency is discussed. Assume that the Y- and A- 
connected secondary leakage inductances can be expressed 
as 
L ,  = L* 
and 
(7) 
where K represents the discrepancy in percent. 
Following the same procedure discussed at the beginning 
of the section, the frequencies of the resonant modes can be 
calculated by 
1 .  1 o1 = - 
2L, +L,( 1 + K )  
and 
1 o2 = 
(9) 
If the secondary leakage inductances have a 5% 
discrepancy, o1 and o2 will change 1.2% approximately. 
Obviously, this change has little effect on the converter 
operation. 
I f' 
Fig. 7 Equivalent circuit for resonant mode analysis 
V. Input Power Factor Control 
It is well known that a capacitor bank is required in 
current source converters to assist the commutation of 
switching devices. The use of the capacitor will make the 
input power factor leading. In the proposed converter 
system, a relatively small size capacitor can be used, even 
though the switching frequency is only 360Hz or 420Hz. 
This feature will facilitate the implementation of unity power 
factor operation. With a typical capacitor value of 0.15 per 
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unit for each converter, the converter system will have a 
leading input power factor of 0.96 under rated load 
conditions. To achieve unity power factor, a phase shift 
control can be integrated with modulation index control [7,8]. 
A small phase shift between the converter input voltage and 
modulated current will make the input power factor unity. 
The power factor control scheme proposed in [8] has been 
implemented in the dual converter topology. 
VI. Simulation and Experimental Results 
Figure 8 shows a set of the simulation results. The 
converter system is rated at 4160V (line-to-line), 6OH2, and 
1000kVA. The parameters used in the simulation are: L, = 
0.15, L2 = 0.05, and C = 0.13, all in per unit. Switching 
Pattern B is selected with the modulation index set at 0.9, at 
which both 7th and 17th harmonics have a large magnitude 
(the worst operating condition). The waveforms of converter 
input current Zw , transformer secondary current Zs, and 
secondary line-to-line voltage V, are shown in Figure 8(a) to 
(c), respectively. Although the secondary current Zs, contains 
harmonics, these harmonics can be cancelled by the A-Y 
connected transformer. Therefore, the line current Zs on the 
primary side is sinusoidal. The unit power factor is obtained 
by introducing a small delay angle between the converter 
input current and voltage. 
The experimental results are obtained from a laboratory 
GTO dual current source converter system. The control of 
the laboratory system, including PWM gate pulse generator, 
PI controllers and a unity power factor controller, is 
implemented by a TMS32OC3 1 based DSP board. All three 
switching patterns proposed in this paper are included in the 
PWM generator. The converter system is rated at 208V, 
20kVA and 60Hz with L, = 0.026, L2 = 0.05 1 and C = 0.15 
per unit. The waveforms of converter input current Zw, 
transformer secondary current Zsy, and line input current Is 
when the system is operated at M, = 0.857 with Switching 
Pattern A are shown in Fig. 9. It can be seen that the line 
input current is nearly sinusoidal. 
To investigate possible resonances which may be caused 
by the resonant modes during transient, a step command is 
applied to the converter system. Figure 10 shows one set of 
such experiments. The dc current I ,  is increased from zero 
to 32A in 40ms. The transformer primary line current Is, 
secondary line current Zsd and converter input current Zwd do 
not exhibit any resonant phenomenon during transient. Many 
experiments were performed under various loading 
conditions with a step increase or step decrease command. 
No resonant phenomenon were ever observed during the 
experiments. 
200n ....................................................................... 
1 
-2oon 1 ........................................................................ 
300n ........................................................................ 
-300~. ........................................................................ 
20 .T ....................................................................... 
.200A..... .................................................................... 
Tine 
Fig. 8 Simulation results from a 4160V, lMVA converter 
system: Pattern B at Md = 0.9 ( the worst operation 
condition) 
Trace: A:Converter input current zw 50Ndiv Sms/div 
B:Transformer secondary current Isy SONdiv Smddiv 
C:Line current Zs SONdiv Smddiv 
Fig. 9 Experimental results from a 208V, 20kVA dual 
converter system: Pattern A at Md = 0.857 
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VII. Conclusions 
A dual GTO current source converter topology with 
sinusoidal inputs is proposed for high power applications. 
The sinusoidal input current is realized by using PWM 
techniques to eliminate 11th and 13th harmonics and a 
transformer to cancel 5th, 7th, 17th and 19th harmonics. 
Three switching patterns are proposed with switching 
frequency of 360Hz and 420Hz. The combination of these 
switching patterns provides a full range control over the dc 
output current. Resonant modes of the proposed system are 
identified and the criterion for the line capacitor design is 
provided. A unity power factor control scheme for the 
proposed topology is briefly discussed. A DSP-based 
20kVA dual current source converter system has been 
constructed to verify the theoretical analysis. The proposed 
topology is particular suitable for high power applications 
due to its low switching frequency, sinusoidal inputs and easy 
unity power factor control. 
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for the investigation of resonant modes, Pattern B 
at Md = 1.075 
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